← Back to projects

Selected work

Hardware Security Assertions

Feb 2026

Work on using language models to surface missing security assertions in chip RTL.

Many hardware-security failures are not caused by a broken assertion; they happen because an important assertion was never written.

This work looks at whether language models can help engineers notice missing security properties in RTL and turn those gaps into reviewable assertions.

Read the essay